Interscience Research Network

Interscience Research Network
Conference Proceedings - Full Volumes

IRNet Conference Proceedings

Summer 6-30-2012

Proceeding of International Conference on Electronics and
Communication Engineering ICECE- 2012
Prof. Dr. Srikanta Patnaik

Follow this and additional works at: https://www.interscience.in/conf_proc_volumes
Part of the Computer Engineering Commons, and the Electrical and Electronics Commons

Editorial

Innovation in Communication Engineering is happening at an incredible pace. Network
technologies are multiplying faster than ever; subscribers are demanding more and forgiving less.
As people use mobile broadband wherever they are and whenever they want, demand for services
fluctuates throughout the day, creating wildly changing traffic patterns. To meet these dynamic
market demands takes a new way of looking at communications technology and end-user
expectations. Mobile communications is one of the fastest growing industries in history. It
continues to deliver new ways to stay in touch, from basic mobility to the social networking and
video-based services of today and tomorrow. Innovation has driven the industry’s success. As an
industry, communications has shown fantastic innovation, most recently in developing higher bit
rates and greater efficiency in the air interface as we move from 3G to 4G and beyond. The industry
has done a good job in building networks that can support the new communications experience. But
operator revenue has not grown in line with the explosion in smartphone-generated traffic. We need
to pick up the pace of innovation. We need to find new ways to help operators better serve their
customers and realize the value of their investments, not leaving it all to the over-the-top players
such as Skype.
The wireless communications industry is highly standardized, making innovation more
challenging. Infrastructure vendors can find it very challenging to differentiate their products.
However, with those challenges come opportunities. One is to build the portfolio of patents that is
deemed essential for all vendors. Two is to differentiate around vendor-specific areas not covered
by the standard. Three is to be in a leadership position to evolve and re-invent the communications
industry to better serve operators and their customers.
There is also a strong and growing commitment to cooperating with small and start-up
companies, which are also expected to bring a stream of innovation into Nokia Siemens Networks.
Such projects are complemented by collaborative research initiatives with operators around the
world. Emerging markets have been leading the charge in raising awareness of the potential of TDLTE, especially in China, where China Mobile sees it as a natural evolution from its existing TDDbased networks. The operator currently has large scale trials in many cities, with In India, where
fixed broadband penetration is below 1%, operators aim to complement 3G with TD-LTE. New
operators, such as RIL, may also provide TD-LTE in India. Commercial network launches are
expected as early as the end of 2011 in countries spanning all continents. There is further operator
interest in using TD-LTE as an additional carrier to augment capacity in existing networks,
including FDD-LTE, and also as an alternative for rural fixed line broadband.
The conference designed to stimulate the young minds including Research Scholars,
Academicians, and Practitioners to contribute their ideas, thoughts and nobility in these disciplines
of engineering. It’s my pleasure to welcome all the participants, delegates and organizer to this

international conference on behalf of IOAJ family members. We received a great response from all
parts of country and abroad for the presentation and publication in the proceeding of the
conference. I sincerely thank all the authors for their invaluable contribution to this conference. I
am indebted towards the reviewers and Board of Editors for their generous gifts of time, energy and
effort.
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Image Compression – Overview of Various Techniques
and their VLSI Architectures
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Abstract - Image compression is a key image processing technique pervasively used in area of communication, archives satellite
imagery, medicine, digital library etc. This paper aims to glimpse through the various techniques adopted for compression and realtime constraints of the VLSI architectures when implemented in hardware with speed, power, area and other optimizations. The
strengths and the shortcomings of them are briefed. Other issues like scan methods, border processing and metrics are also dealt.
Keywords - image compression; real time constraints; optimization; VLSI architecture; border processing; metrics

I.

INTRODUCTION

Data Redundancy = 1-

Storage of voluminous data base like digital
photography, medical records, legal documents and
transmitting them with high fidelity in an unprocessed
manner is an preposterous process because of the
pervasive use of interactive multimedia applications like
videoconferencing, telemetry etc. The panacea to these
challenges - channel bandwidth, transmission of high
quality image over fading channel, optimizing rate
distortion over complete range of rate is image
compression. It also allows for incorporating robust
coding techniques to withstand transmission error and
security of data through encryption. It enables hardware
implementations to meet real time VLSI constraints like
low power, less area and high speed. Progressive
transmission provides quality and resolution scalability
to the communication system. Region of Interest (ROI)
coding in image compression system enables faster
perusal of data by compressing and encoding certain
regions of image and remaining part of image to be dealt
at a slower pace.

(2)

Compression may of two types (a) information
preserving one called Lossless and (b) Lossy. In digital
images basically three types of redundancies occur –
coding redundancy, inter pixel redundancy and psycho
visual redundancy. Once image is compressed the
communication channel should represent the
information as compactly as possible. The minimum
length of code is given by Shannon’s First theorem that
states that nth extension of a zero memory source can be
coded with fewer average bits than the unextended
source itself [1].
II. IMAGE COMPRESSION MODEL
The Image compression for still images is
standardized by ISO and CCITT as Joint Photographic
Experts Group (JPEG) and the JPEG2000 with better
performance. Both standards have the same basic
modules – transform, quantization and entropy coding
with rate distortion control. Using JPEG image is
divided into

Compression is reducing the amount of data to
represent an image by removing the redundancies in the
data. When an information is represented by two
different lengths of data,-one very shorter, say B0 than
the other say B1, then
Compression ratio (CR) = B0/ B1

1
CR

(1)

•

Smaller 8X8 sub images (depending on the
transformer’s size) then

•

DC level shifted by subtracting 2n-1 from
coefficients (Pixels). 2n is the maximum gray
levels
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•

Color images undergo Intra
transform from RGB to YCbCr .

•

Intercomponent transform is done using DCT
which have good information packing property
when compared to Haar, Hadamard-Walsh and
Discrete Fourier Transform (DFT).

component

•

Scalar quantization

•

Entropy coding using run length coding.
DC level shifted color images undergo Intra
component transform from RGB to YCbCr .

•

Divide into smaller tiles ( facilitates ROI
coding and reduces hardware)

Intercomponent transform is done using Lifting
based Discrete Wavelet Transform which deco
relate data without blocking artifacts that
happen with DCT

•

Scalar quantization

•

Entropy coding using Embedded Block coding
with optimized truncation (EBCOT) [2].

Both standards have bit stream layering and
packetising before putting data to channel.
Reconstruction is a reverse process.

Using JPEG2000 image is divided into
•

•

.

Fig.1 : JPEG2000 standard compression model
shorter code than lower probable ones. This method is
.
used in JPEG for entropy coding.
III. LOSSLESS COMPRESSION TECHNIQUES
Lossless compression is used for high fidelity
applications like medical documents where minute
details form the pathological features, legal documents ,
satellite imagery and so on. It produces a low
compression rate from 2:1 to 10:1.Following are some
of the techniques:

C. Huffman Coding
This method uniquely codes each pixel with a code.
It does not need any dictionary. It is data dependent.
This coder iteratively combines two lower probabilities
of pixels arranged in descending order. Encoding is

A. Run length coding
In a sequential data if a pixel(X) is repeated several
times it is represented as (X, run length) where run
length is the no. of times X is repeated consecutively in
the data

done in a back tracking manner. It is used for
luminance imagery In JPEG.

Eg.
If
input
data
stream
is
XXXXXYYYYZZZZZZZ it is encoded as (X,5),
(Y,4),(Z,7). If 8 bit data and 8 bit code for run length
used compression rate is 13*8/6*8 ≈ 2:1

Following Shannon’s I coding theory, it codes a
group of data using a growing dictionary. It does not
require a piori knowledge of source symbols.

D. LZW-Lempel Ziv Welch coding

E. Bit-plane coding

B. Variable length coding

It reduces interpixel redundancy of binary images.
M- bit pixels are arranged into M bit planes . Each bit
plane represents a bit position. Compression may be

Depending on the probability of the pixel
occurrence, highly probable pixel is encoded using
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achieved by truncating the least significant biplanes and
gray coded bit plane helps in low power compressions .
Other coding techniques are predictive coding , area
coding .
IV. LOSSY COMPRESSION TECHNIQUES
Lossy techniques provide considerable compression
rate of the order 100:1 because quantization is part of it.
Image is first transformed and then quantized.

⇓

Transforms are used to change the properties of the
image into desirable one for further stages. Some of the
transforms are
A. Discrete Fourier transform and Discrete Fourier
transform
Discrete Fourier Transform(DFT) and Discrete
cosine Transform transforms image pixels in spatial
domain(x,y) to frequency domain(u,v)
F(u,v) =

1
MN

M −1 N −1

∑∑ f ( x, y) e

j 2π ( ux / M + vy / N )

Fig. 2 : 3-level sub band decomposition using DWT in a
compressor
Wavelet coefficients:

(3)

u =0 v =0

W ψ ( j, m, n) =
i

DCT is computed as

1
MN

M −1 N −1

∑∑ f ( x, y)ψ
x =0 y =0

i
j ,m ,n

( x, y )
(5)

⎡ (2x + 1)uπ ⎤ ⎡ (2 y + 1)vπ ⎤
cos
⎣ 2N ⎥⎦ ⎢⎣ 2N ⎥⎦

where i={Horizontal, Vertical , Diagonal}, j-scale and
Ψ is wavelet function φ is scaling function

F(u,v) =α(u) α(v)cos ⎢

Scaling coefficients by
(4)
Where

α (u ) = {

1/√n

√(2/N)

W φ ( j, m, n) =

FOR=0

1
MN

M −1 N −1

∑∑ f ( x, y)φ
x =0 y =0

j ,m ,n

( x, y )
(6)

for u=1 to N-1

The first decomposition, which consist of sub bands
HL1(horizontal), HH1(diagonal) and LH1(vertical), are
stored in the memory blocks labeled HL1, HH1, and
LH1, respectively. Then, the compression unit is
informed to read these memory blocks. The
compression unit can read each sub band memory block
code-block by code-block for EBCOT. The compression
unit applies compression algorithm on each code-block
independently. The compression unit first reads contents
of HL1, then HH1, and last LH1. While, the LL1 sub
band coefficients, which are stored in the RAM, are
scanned by the DWT unit for further decomposition.

and image dimension is MxN.
DFT cannot have frequency localization along with
time localization. Another shortcoming is the blocking
artifacts present in DCT due boundary between sub
images and ringing artifacts in Quantized DFT
coefficients due to Gibb’s Phenomenon.
B. Discrete Wavelet transform
Discrete Wavelet Transform maps image from
spatial domain into time frequency domain using small
oscillatory waves called wavelets. They decorrelate
image by separable or non separable transform to get
wavelet coefficients and scaling coefficients [1].

Sub bands of the second decomposition HL2, HH2,
and LH2, are stored in the sub band memory blocks
labeled HL2, HH2, and LH2 and higher sub bands on
the indicated memory blocks HL3, HH2, and LH3 [3].
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threshold
d and zero treees are identiffied. In suborddinate
pass enccoding only noon-zero trees iss done. This ennables
progresssive transmisssion for better
b
qualityy of
reconstru
uction.

C. Other traansforms
Apart from
m the above other
o
transform
ms like Walsh
Hadamard traansform, Haaar and Karneeuhen-Loevue
transform (KL
LT) may also be
b used. KLT has the most
optimal inform
mation packingg property butt computation
of Eigen vectoor and covariannce matrix for large
l
real time
image data is
i cumbersom
me. So DWT is the most
preferred in itss recent versionn of Lifting sch
heme.

B. SPH
HIT
SPH
HIT is based oon quad tree formation in image
i
blocks and transm
mitting the information
i
about
significaant pixels that above a threshold. It uses three
lists List
L
of insiggnificant pixeels(LIP), Lisst of
insignifiicant sets(LIS),, list of significcant pixels(LSP
P)[7].

D. Quantisattion
The consiiderable reducttion in redundaant data is due
this step. It maybe
m
scalar if
i it act on siingle pixel or
Vector if it actt on a group off pixels.[4]

C. EBC
COT
EBC
COT process im
mage as bit plaanes in two phhases context formation and arithmetic cod
ding. Each bit of the
plane is checked for itts context pairs using surrouunding
pixels foor the arithmetiic coder to encode in next [8]].

Fig. 3 : Wav
velet Vector quuantization in compression
c
model
V. CODEC ALGORITHM
A
MS
Aiming too increase perfformance of coompressor and
expander seveeral algorithmss like Embeddded Zero tree
wavelet codinng (EZW), Set partitioning in hierarchical
Tree (SPHIT),, Embedded Block
B
coding with
w optimized
Truncation (EB
BCOT) evolveed.
A.
A EZW
This algoorithm develooped by Shappiro involves
identifying zerro quad trees using
u
threshold.

Fig. 5 : bit plane struccture and scannning for EBCOT
D. Scan
n methods
For ease of processsing Zig-zag and
a Mortan scaan are
used. Otther scan methood is raster scaan [5].

.
Fig. 4 : Zigzag scann and Morton scan of quantizzed
coefficients

Fig. 4 : Treee structure
Zero tree is a tree arrangem
ment of coefficiients in which
p
has 4 chilldren pixels inn lower scales.
every parent pixel
EZW uses seeveral dominaant passes andd subordinate
passes in dom
minant pass by
b iteratively reducing the

E. Borrderprocessing
boundariees of imagess to have perfect
At
p
uction
reconstru
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•

Periodic extension

B. Tran
nsform architeectures

•

symm
metric extension and

a) DCT
TQ architectuure:

•

zero padding
p
metho
ods are used

quan
ntisation withh DCT archiitecture uses DCT
arithmettic module thaat basically muultiplies by shhifting
[10].

F. Pretreatm
ment
By denoissing using fuzzzy C-means annd Kohonen’s
network the coompression rattio and reconsttructed quality
is improved [66].
VI. VLSI AR
RCHITECTUR
RES
This sectiion addresses the hardware requirements
and techniqu
ues that maay be appllied for its
implementatioon when the keyy concern is reeducing power
and resources,, thereby the die
d area and cost of the chip.
Several circuuit level and system leveel design are
explored in briief.

Fig. 7 : DCTQ architeecture
WT architecturee:
b) DW

A.
A VLSI archhitecture of codec algorithmss

Liftting DWT conssists of basic stteps:

a) SPHIT:

•

Split

•

Lifting step

•

Scaling step

It requiress many FIFOss for LIS, LIP AND LSP in
addition to meemory, control logic and addrress generator.
The FIFO opperate in a paarallel manner. Fixed order
architectures are
a available.
b) EBCOT:

(7)
Fig. 8 : DWT architeccture.
Varrious architectuures involve parallel,
p
pipelining,
folding, flipping and caanonic signed digit representtation.
OT
Fiig. 6 : Architeccture of EBCO

C. Circcuit-level and device
d
level opptimisations:

Input pixeels are stored inn code block memory.
m
Upon
the addressingg from address generator bipllane of 16 bits
are passed to context
c
formattion to producee context pairs
(CX, D). (CX,, D) are compreessed in parallel manner and
serially sent ou
ut to arithmeticc encoder for bit
b stream out.
Other skippin
ng methods annd memory saving methods
are available but this arch
hitecture has lesser
l
storage
requirements.

Mulltipliers may be
b implementeed using Carryy save
adders, Ripple
R
carry aadders or carry
y look-ahead addders.
Integer multiplications
m
s may be simply done by shiift left
operations. Wallace trree, Booth mu
ultipliers and radix
multiplieers may be useed. Of all circuuits ripple carrry has
longer delay
d
than otheers. Tree addeers have high speed
but occu
upy large area. Radix multippliers have com
mplex
logic, occupy much area
a
using mo
ore power butt they
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MIMO are used for denoising, compression and
reconstruction. Often there is a tradeoff made between
the area, speed and power optimizations to achieve the
target of the application design.

operate faster.Power delay is an important metric for
VLSI circuits:
Power delay
dissipation.

product=Max

delay*Average

power
(8)

Dynamic power dissipation = CV2f

(9)
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VII. METRICS
Performance of various coding techniques and
algorithms are evaluated using metrics given below
Peak

signal

to

noise

ratio

(PSNR)

⎡ max pixelvalue ⎤
20 log ⎢
db.
10
⎣ rmserror ⎥⎦

PSNR=
(10)

Root mean square error (Rmserror):
Rmserror=

N −1
1
m −1
p(i, j ) for MxN image.
∑
∑
MN i =0 j =0

(11)
Signal to Noise Ratio (SNR):

⎡
⎢
SNR= 10 log ⎢
⎢
⎢∑
⎣

M −1 N −1

∑∑
i=0

j=0

∑ (y

ij

⎤
⎥
⎥ db
'
⎥
− y )2 ⎥
ij
⎦
y'

@

Y’ is the reconstructed pixel from an expander. Y –input
pixel.
(12)
VIII. CONCLUSION
This paper has tried to give the salient features of
widely used compression techniques. In reality
depending upon the application hybrids of the various
transforms and techniques like neural network and
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Abstract - A new power reduction method for hybrid adders, using modified genetic algorithm for transistor sizing, has been
described in this paper. Transistor sizing plays a crucial role in determining the circuit performance for low power applications. An
optimal size of transistor is necessary for providing a better power delay product performance in low power data path circuits. In this
work, Hybrid adders are designed with the help of mixed logic structure and their performances analyzed. Further reduction in power
and delay in the adders is achieved by optimizing the size of transistor. The modified genetic algorithm is proposed for determining
the optimal value of transistor width in Hybrid adders and its power, delay and PDP parameters are compared with the existing work.
All simulations are carried out using HSPICE at 90nm technology with BSIM Models.
Keywords - Transistor sizing, power delay product, genetic algorithm, full adders.

I.

advantage of this is parallel implementation in
multiprocessors [12].

INTRODUCTION

Present development in VLSI technology has
increased the quantity of transistors in one chip to
around two billion. In this complicate production, a
main design objective is to limit the power utilization of
the chip. Transistor sizing is a significant way for
evaluating the performances of the circuits. For fair
evaluation, an appropriate size of transistor is required
for low power applications. The intention of the
optimization is to reduce the power-delay product or the
energy utilization. The power and delay based on the
transistor size which in turn is proportional to Rn (wא
Rn), where n is the transistor count.

A technique called Modified Genetic Algorithm
(MGA) based on power optimization is proposed in this
paper, in which chooses a higher starting group by
means of preprocessing for solving the local solution in
a genetic algorithm. The presented technique determines
the optimized energy needed by modified genetic
algorithm.
The reminder of the paper is organized as follows.
In section ΙΙ the literature survey of the power
minimization in VLSI based circuits is presented.
Section III presents the existing methodology which
explains Hybrid Tree Structure and its properties with
Genetic Transistor Sizing Algorithm and proposed
methodology. Experimental results are given in section
IV and Section V concludes the paper with some
discussions.

As per the literature survey several techniques have
been proposed for transistor sizing, like Hybrid Tree
Structure, MDE (Minimum Delay Estimation) [5-6],
TILOS [7] and ADC (Area-Delay Curve) [8-11].
Because few of the techniques only look a part of space
and they are starting size dependent, they cannot assure
a global optimization. Thus, this paper attempts to find
out a technique assuring the global optimum
achievement as well as the short runtime of optimization
[4]. Genetic algorithm (GA) is used to resolve this
difficulty, which is a power optimization technique.
Genetic algorithm has the capability of directing the
arbitrary search for a global optimum solution. This
technique minimizes the density of exploration for an
optimal solution. It is functional in transistor sizing
which is a search problem in the huge space. An added

II. PREVIOUS WORK
This section presents the literature survey on the
minimization of power consumption in low power
VLSI. The power consumption can be reduced in the
different abstraction levels.
Massoud Pedram [1] explained the cause for the
power indulgence in VLSI processors. Power
indulgence in CMOS circuits
originates by the
following three sources: 1) the leakage current that is
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found in the stand- by mode 2) the short-circuit current
that is because of the DC path between the provided
rails through output transitions and 3) the charging and
discharging of capacitive loads throughout logic
changes, which is the dominant one.

is tuned on for minimal power-delay product in 2×m
steps with a step resolution of ±Ψ[15].
The scaling procedure is carried on until the
difference in two consecutive iterations is lesser than the
provided error ε.

Jui-Ming Chang et al., [2] presented a novel
technique for energy minimization using multiple
supply voltages in the integrated circuits. A dynamic
programming method is proposed for solving the
multiple supply voltage scheduling difficulties in both
non pipelined and functionally pipelined data-paths. The
scheduling difficulty refers the assignment of a supply
voltage level to every operation in a data flow graph so
as to reduce the average energy needed for given
computation time or throughput constraints or both and
it required level converter.

Greater than single iterations may be required since
every time a new transistor is sized in the current run.
The further transistor sized in the earlier run may no
longer continue their optimality. Two factors are taken
into account in the process to speed up the operation as
follows.
Initially, the equivalent PMOS and NMOS in a
corresponding pair are optimized in consecutive runs
since the output transitions of the node determined by
one transistor depends on the driving capability of its
complementary counterpart. Next, the series transistors
or parallel transistors of the identical type that source
current to, or sink current from the related nodes have
identical size and can be optimized in tandem [14,15].

A very valuable method to decrease power
consumption is to reduce the supply voltage level for a
circuit. If supply voltage is decreased, the circuit delay
is increased due to threshold voltage reduction.
Chandraskan et al., [3] describes that the balance for the
increased delay by shortening critical paths in the datapath with the help of behavioral transformations like
parallelization or pipelining. The obtained circuit
requires lower average power and meets the total
throughput limitation at the cost of enlarged circuit area.
Currently, the utilization of multiple supply voltages on
the chip is very conspicuous. This has the merits of
permitting modules on critical paths to utilize the
highest voltage level and permitting modules on
noncritical paths to use lower voltage. This technique
tends to result in smaller area overhead compared to
parallel architectures.

B. Transistor sizing Optimization using Genetic
Algorithm
An adaptive heuristic search method is Genetic
algorithm for optimization problem. The fundamental
attitude of this technique has been described by Charles
Darwin in his survival of the fittest theory. The
evolution generally begins from a population of
randomly created individuals and occurs in generations.
In every generation the fitness of each person in the
population is estimated, multiple individuals are
stochastically chosen from the present population, and
adapted to form a new population. The new population
is then applied in the subsequent run of the procedure.
Usually, the algorithm ends when either a maximum
number of generations have been reached, or an
acceptable fitness level has been occurred for the
population [15].

III. METHODOLOGY
In the conventional technique the power reduction
in data path circuits is achieved by building the Hybrid
tree and the optimization is carried on with the support
of genetic algorithm. Initially the Hybrid tree structure is
explained and then the genetic algorithm approach for
power minimization is provided.
A.

Initially, circuit transistors are grouped by rules
which proposed in [4]. As represented, this technique
uses the similar position transistor regulation for
combination in symmetric circuits. This rule provides
that, transistors that have similar position in the circuit,
not series and parallel, can be optimized with the same
size since two paths will have identical resistance and
similar drivability. Thus delay of both the paths are
necessary to be similar, or two identical paths having
dissimilar operations in which one of them acts as a
critical path that limits circuit process. This technique
minimizes the grouping count in addition to the
transistor sizing runtime [4]. After combining, the
circuit structure has been considered as in Figure 1. and
the sizes of transistor or the ki coefficients comprises the
chromosome genes. Finally the values of transistor sizes
are considered as a real number.

Hybrid Tree Structure

Hybrid Tree Structure is a secure and normal
technique for the transistor sizing of circuit and the
optimization of the power-delay product. The algorithm
is presented by Chang et al. [12-13].This algorithm
starts with the primary value set of transistor sizes. Then
the scaling procedure is performed transistor by
transistor for a number of iterations. In this method, θk
represents the circuit energy consumed in kth iteration
and wj (Ti) represents the width of the ith transistor at
step j. For each optimization iteration, single transistor

International Conference on Electronics and Communication Engineering, ISBN : 978-93-81693-80-3, OOTY, 30th June, 2012

8

Dynamic Power Reduction in Hybrid Adders using Transistor Sizing based on Modified Genetic Algorithm
Algorithm (GA), which chooses a better starting group
by means of preprocessing for solving the local result in
a genetic algorithm(refer figure 2).

Fig. 1 : Two dimensional structures of circuits. [17]
The fitness function can consider every
optimization attribute or a mixture of them. The energy
utilization was optimized in [16]. In the starting
population, the ki values have been created at random
and a new population has been altered by crossover and
mutation process.
III. PROPOSED METHOD
In the proposed technique the modified genetic
algorithm is used for the power reduction. The power
reduction in data path circuits will be efficient when the
modified genetic algorithm is used.
A. Modified Genetic Algorithm
The local minima problem of genetic algorithm is
obtained from the choice of the starting generation. For
solving this difficulty, Modified genetic algorithm
preprocesses starting generations which are dependent
on a master / slave technique. Modified genetic
algorithm uses k - slave generation and each slave
generation is estimated appropriately. The master
processor places the most superior group to starting
generation and picks over the other group. The master
processor executes genetic algorithm by choosing a
better starting group.
A master processor that saves whole slave group in
its individual memory is in accusation of choosing the
starting group. And k - slave processors are responsible
for estimating the purpose of starting groups.
In the genetic algorithm procedure, a bubble sort
technique is utilized for reproduction. It chooses
according to the ranking of each individual. The
superior half ranks of the individuals are reproduced and
new individuals are created by crossover of the earlier
individuals. So, the reproduction results in new
individuals with the help of crossover and upper alive
individuals together make the new generation. Figure 2
a & b. shows the flow chart of modified genetic
algorithm technique.

Fig. 2 a. Modified genetic algorithm. b. Flow chart of GA

The proposed MGA method determines the
optimized value of the needed power and the extra
power usage is minimized. This rule targets transistors
that are not series and parallel but having similar
location in the circuit which can be optimized with same

The proposed technique is replacing modified
genetic algorithm (MGA) instead of the Genetic
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size since two paths will have similar resistance and
similar drivability.

Hybrid adders are designed and simulated in the
HSPICE simulator at 90nm technology. The proposed
modified genetic algorithm for width optimization is
carried out with the help of MATLAB. This begins with
30 individuals and termination after 200-500 generation.
The transistors adjusted with these size-values are
induced in the circuit and the PDP is determined with
the help of HSPICE circuit simulator. Table I shows the
power consumption for the Hybrid A and Hybrid B
adder with and without optimization. Delay performance
of the Hybrid A and Hybrid B adders are given in the
Table II. The comparison analysis of the power, delay
and power delay product are shown in the Figure .4. The
power consumption in the hybrid adders is reduced up to
9-11% with modified genetic algorithm at 1V (Vdd)
with width optimization.
Delay performance is
improved up to 14-29 % at 1V (Vdd) in the adders using
new optimization method. The power delay product
reduction is achieved (24-39%) for the proposed adders
with modified genetic optimization.

B. Hybrid adders
Full adder cell is the basic component for all digital
signal processing unit. Based on the merits and demerits
of the existing adder’s features, the new Hybrid Full
adders are designed [16-17]. The combination of 14T’s
Sum and Modified Shannon’s carry is implemented,
called as Hybrid-I[16] .In order to improve the power,
delay and driving capability, Hybrid –A and Hybrid-B
Full adders are designed[17],which are shown in
Fifure.5. Hybrid-A Full adder is designed with 10T Sum
and modified Shannon carry which consist of 12
transistors. Hybrid -B Full adder is designed with low
power XOR and XNOR for sum implementation and
carry is designed with modified Shannon .It requires 16
transistor using pass transistor logic and NMOS
transistors. The Figure 3. shows the Hybrid- A and
Hybrid- B adder. The optimal value of power is
obtained by changing the size of the transistor (W/L)
using modified genetic algorithm and the operating
supply voltage Vdd. The width of the PMOS and NMOS
transistors are alerted from 2.0 µm to 0.1 µm for
optimizing Power Delay Product (PDP). The
optimization of the width is carried out by modified
genetic algorithm, which is proposed in this paper.

Table. I Power, Delay and PDP Analysis of the Hybrid
adders
Sl.no

1
2

a.

Hybrid A Full adder

1.61

1.46

1.20

1.11

0.67

0.59

0.53

0.43

One bit
Adders

1

HYBRI
D–A

0.37

0.26

0.95

0.79

2

HYBRI
D–B

6

5.12

9

7.68

One bit
Adders

PDP(e-18)-1V
after
Before
optimiz optimiz
ation
ation
[18]

PDP(e-18)--0.8V
After
Before
optimiz optimi
zation
ation
[18]

HYBRI
D–A
HYBRI
D–B

0.61

0.37

1.14

0.87

4.02

3.02

4.77

3.30

1
2

Fig. 3 : Transistor Schematic for Hybrid Full Adders
[18]

HYBRI
D–A
HYBRI
D –B

Power (µw)
Power (µw)
1V
0.8V
Before
After
Before
After
optimizat Optimiz optimizat optimiz
ion
ation
ion
ation
[18]
[18]

Sl.no

Sl.no

b. Hybrid B Full adder

One bit
Adders

Delay (ps)-1V
Delay (ps)-0.8V
Before
after
Before
After
optimizat optimiza optimizat optimiza
ion
tion
ion
tion
[18]
[18]

V. CONCLUSION
Transistor sizing is an important technique for
determination of the power delay product in low power

IV. RESULTS AND DISCUSSION
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Non Standard Size Image Compression with
Reversible Embedded Wavelets
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Abstract - The rapid growth of digital imaging applications, including desktop publishing, multimedia, teleconferencing and high
definition television, (HDTV) has increased the need of effective image processing. While processing any data, it requires large
memory space for storage, which ultimately increases the transmission time. In order to save memory space and speed up the rate of
transmission of data over networks, data compression is essential. Technically all image data Compressed into two groups as lossless
and lossy. Some information is lost in the lossy compression, especially for radiological images. In this paper Non standard size still
images are compressed by CREW using MATLAB. It uses a new form of wavelet transform technology. It is pyramidal (similar to
hierarchical) and progressive by nature. From results it is observed that CREW provides higher compression ratio as compared to
JPEG compression with same quality of image. The PSNR is also in acceptable range.
The features make CREW an ideal choice for applications that require high quality and flexibility for multiple input and output
environments, such as, medical imagery, fixed-rate and fixed-size applications.
Key words - CREW, JPEG, Image Compression, JPEG2000.

I.

Wavelet based coding [4] provides substantial
improvements in picture quality at higher compression
ratios. This paper introduces some basic concepts on
image compression and the more popular wavelet based
image-coding schemes. Further the performance of
wavelet-based compression is compared with JPEG
compression.

INTRODUCTION

Uncompressed multimedia data (graphics, audio
and video) requires considerable storage capacity and
transmission bandwidth. Despite of rapid progress in
mass storage density, processor speeds, and digital
communication system performance, demand for data
storage capacity and data-transmission bandwidth
continues to outstrip the capabilities of available
technologies. The recent growth of data intensive
multimedia based applications have not only sustained
the need for more efficient ways to encode signals and
images but have made compression of such signals
central to storage and communication technology [1].

In this paper section (II) describes image
compression techniques using CREW. In section (III)
the algorithm implemented is described. In section (IV)
experimental results of wavelet transform are given. The
performance comparison is briefed in section (V) and
section (VI) concludes the paper.

For still image compression, the JPEG [2] standard
has been established. The JPEG compression encoding
is based on Discrete Cosine Transform [3] scheme. First
the image is divided into 8 x 8 block size and then DCT
is applied. Due to this block based DCT scheme, the
performance of these encoders generally degrades at low
bit rates.

II. COMPRESSION WITH REVERSIBLE
EMBEDDED WAVELETS
CREW is a completely new type of image
compression system. CREW is the first lossless and
lossy continuous-tone still image compression system. It
is based on a lossless reversible wavelet transform and
has embedded quantization before storing and
transmitting the mage. To reconstruct the compressed
image, it is decoded, dequantized and inverse
transformed.

Over the past few years, a variety of powerful and
sophisticated scheme for image compression with high
compression ratio and good image quality have been
developed and implemented. More recently, the wavelet
transform has emerged as a cutting edge technology.

A. Reversible wavelets
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A reversible transform is an implementation of an
exact reconstruction transform in integer arithmetic,
such that a signal with integer coefficients can be
losslessly recovered. An efficient reversible transform is
one with transform matrix [5]
of determinant≈
1[6].There are two reversible wavelet transforms are
employed. The first one, the so-called S-transform is
introduced in and used by and [6] among others. The
second one, the TS-transform was introduced in [7].

C. Pyramidal and progressive transmission
The CREW wavelet is pyramidal. Here pyramidal
refers to a decomposition by a factor of two of the image
without difference images. Here progressive refers
specifically to progressive by bit-plane, i.e. MSB
followed by lessor bits. Both the spatial and wavelet
domains can be decomposed progressively, although
CREW is progressive in the wavelet domain
specifically.

Let x(0),x(1),x(2),….. be the input signal, and let
s(0),s(1),…..and d(0),d(1),……. be the smooth and the
detail outputs respectively. The smooth output and the
detail output are the results of the applications of the
low-pass and the high-pass filters respectively.

D. Tree structure of wavelet decomposition
Figure.(1) shows a diagram of a wavelet
decomposed image. The first level of coefficients is in
the bottom and right most quadrants. These are denoted
by LL, HL, HH, LH corresponding to high pass
horizontal and low pass vertical, high pass horizontal
and high pass vertical, low pass horizontal and high pass
vertical respectively. The LL part of the first level is
again decomposed, and so on. There is a natural and
useful tree structure to wavelet coefficients in a
pyramidal decomposition. Note that, there is a single LL
subblock corresponding to the last level of
decomposition. On the other hand there are as many HL,
LH, and HH bands as the number of levels. The tree
structure first introduced by Lewis and Knowles [8] and
shown in figure (2), the coefficient at A is the direct
parent to B, C and D and all their decedents.
Specifically B is the parent to the four coefficients
around E and the sixteen coefficients around H, etc

The S-transform: The S-transform is defined by the
outputs at a given index, n, is given in equ. (a).
s(n)= └x(2n)+x(2n+1)┘
2
(a)
d(n)= x(2n)-x(2n+1)
2
The factor of two in the transform coefficients
addressing is the result of an implied subsampling by
two. This transform is reversible and the inverse is given
in equ. (b).
x (2n) = s(n) +└ d(n) +1┘
2
(b)
x (2n+1)= s(n)- └ d(n) ┘
2
The TS-transform: Similar to the S-transform, the TStransform or two-six transform named after the number
of taps in the low and high pass respectively
B. Embedded quantization
Lossy compression is achieved by embedded
quantization. Embedded is used here to indicate that the
codestream includes the quantization. The actual
quantization (or visual importance) levels can be a
function of the decoder or the transmission channel, not
necessarily the encoder.

Fig. 1 : Relationship between the coefficients
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F. Entropy coding
The bit stream is encoded with a binary entropy
coder. For this implementation Q-coder is used.
III. ALGORITHM
1) Digitize the source image into a signal s, which is a
string of numbers.
2) Decompose the signal into a sequence of wavelet
coefficients w.
3) Use thresholding to modify the wavelet coefficients
4) Use quantization to convert w' to a sequence q.
5) Apply entropy coding to compress q into a
sequence
IV. EXPERIMENTAL RESULTS

Fig. 2 : Tree Structure
E. Ordering of the coefficients and bit planes
The ordering of the data is important to realize the
embedded quantization of the codestream. Two ordering
systems are required: one for ordering the coefficients
and the second for ordering the binary values within a
coefficient. This order leads to a bitstream that is coded
with a binary entropy coder.
All the coefficients within a coding unit are
available in the random access memory, the embedding
order between the coefficients within a coding unit can
be any arbitrary order, known to both the encoder and
the decoder. But since the entropy coder must be causal
with respect to this ordering, it has a significant impact
on the compression.

V. PERFORMANCE COMPARISON CREW
Table 1: Compression Ratios and PSNR using
CREW

The embedded order used within a coefficient is bitsignificance in the transform domain which is similar to
but more general than the system used in [9]. The largest
possible coefficient is used as a reference, and the
coefficients are aligned with respect to it. This
alignment is near-optimal in terms of statistical error
metric such as MSE. Other alignments could correspond
to coefficient specific quantization.

Images

The binary entropy coder uses a Horizon context
model in order to encode the coefficients. The model
uses bits within a coding unit based on the spatial and
spectral dependencies of the coefficients. The available
binary values of the neighboring coefficients and parent
coefficients can be used to create contexts. The contexts
however must be causal for decidability and in small
numbers for efficient adaptation.

Level

MSE

face1

3

7.95

PSNR
dB
39.13

C R%

En-tropy

87.50

7.03

dog

3

0.89.

48.64

75

7.17

flower

3

1.27

37.25

87.5

6.76

egret

3

0.13

57.07

75

6.92

bird

3

1.48

46.44

75

7.74

From the images of the experimental results it is
seen that in JPEG method the effects of artifacts are due
the correlation between boundaries of the blocks of the
DCT
VI. CONCLUSION
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Over the past several years, the wavelet transform
has gained widespread acceptance in signal processing
in general, and in image compression research in
particular. In many applications wavelet-based schemes
(also referred as subband coding) outperform other
coding schemes like the one based on DCT. Since there
is no need to block the input image and its basis
functions have variable length, wavelet coding schemes
at higher compression avoid blocking artifacts. Waveletbased coding is more robust under transmission and
decoding errors, and also facilitates progressive
transmission of images. In addition, they are better
matched to the HVS characteristics. Because of their
inherent multiresolution nature[4], wavelet coding
schemes are especially suitable for applications where
scalability and tolerable degradation are important.
The CREW based image compression techniques
provide higher compression ratios with moderate PSNR.
The picture quality is also good for the intended
application. The upcoming JPEG- 2000 standard
incorporates the inherent multiresolution nature of
wavelet transform. Many methods like EZW [6], SPIHT
[7], EBCOT [8], SR [9] utilizes the wavelet image
coding using decomposition techniques. There are few
outstanding challenges facing the data compression
community like interaction of harmonic analysis with
data compression, joint source channel coding, image
coding based on models of human perception,
scalability, robustness, error resilience, and complexity.
The challenges after fully resolved may enhance image
data compression performance in the years to come.
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Abstract – This paper describes the FPGA implementation of a Decimal Floating Point (DFP) adder/subtractor using IEEE 754-2008
format. In this paper we describe an efficient implementation of an IEEE 754 single precision Standard for Binary Floating-Point
Arithmetic to include specifications for decimal floating-point arithmetic. As processor support for decimal floating-point
arithmetic emerges, it is important to investigate efficient algorithms and hardware designs for common decimal floating-point
arithmetic algorithms. This paper presents novel designs for a decimal floating-point addition and subtraction. They are fully
synthesizable hardware descriptions in VERILOG. Each one is presented for high speed computing.
Key words – IEEE-754 Floating Point Standard; Addition and Subtraction Algorithm.

I.

INTRODUCTION

Floating point numbers are one possible way of
representing real numbers in binary format; the IEEE
754 [1] standard presents two different floating point
formats, Binary interchange
format and Decimal
interchange format. Multiplying floating point numbers
is a critical requirement for DSP applications involving
large dynamic range. This paper focuses only on single
precision normalized binary interchange format. Fig. 1
shows the IEEE 754 single precision binary format
representation; it consists of a one bit sign (S), an eight
bit exponent (E), and a twenty three bit fraction (M or
Mantissa). An extra bit is added to the fraction to form
what is called the significand1. If the exponent is greater

Fig. 1 : IEEE floating point format
Z = (-1S) * 2 (E - Bias) * (1.M)

(1)

Where M = m22 2-1 + m21 2-2 + m20 2-3+…+
m1 2-22+ m0 2-23; Bias = 127.

than 0 and smaller than 255, and there is 1 in the MSB
of the significand then the number is said to be a
normalized number; in this case the real number is
represented by (1)

Fig : 1

The IEEE-754 standard specifies six numerical
operations: addition, subtraction, multiplication,
division, remainder, and square root. The standard also
specifies rules for converting to and from the different
floating-point formats (e.g short/integer/ long to /from
single/double/quad-precision), and conversion between
the different floating-point formats.

a)

1-bit sign s.

b)

A w + 5 bit combination field G encoding

classification and, if the encoded datum is a finite
number,the exponent q and four significand bits (1 or 3
of which are implied). The biased exponent E is a w + 2
bit quantity q + bias, where the value of the first two bits
of the biased exponent taken together is either 0, 1, or 2.
c)

A t-bit trailing significand field T that contains J ×
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10bits and contains the bulk of the significand. J
represents the number of depletes.

fields (Fig1):
III. DECIMAL FLOATING-POINT ADDER
/SUBTRACTOR IMPLEMENTATION

When this field is combined with the leading
significand bits from the combination field, the format
encodes a total of p = 3 × J + 1 decimal digits. The
values of k, p, t, w, and bias for decimal64 interchange
formats are 16, 50, 12, and 398 respectively. That means
that number has p=16 decimal digits of precision in the
significand, an unbiased exponent range of [383, 384],
and a bias of 398.

A general overview of proposed adder/subtractor is
described below. For the best performance, the design
presents eight pipelined stages as is exhibited in the Fig.
2. Arrows are used to show the direction of data flow,
the dashed blocks indicate the main stages of the design,
and the dotted line indicates the pipeline.
This architecture was proposed for the IEEE 7542008 decimal64 format and can be extended for the
decimal128 format. The adder/subtractor on decimal64
is carried out as follows: The decoder unit takes the two
64-bit IEEE 754-2008 operands (OP1, OP2) to generate
the sign bits (SA, SB), 16-digit BCD significant (A0,
B0), 10-bit biased exponents (EA, EB), the effective
operation (EOP) and flags for specials values of NaN or
infinity. The signal EOP defines the effective operation
(EOP = 0 for effective addition and EOP = 1 for
effective subtraction), this signal is calculated as:

The IEEE-754 standard specifies six numerical
operations: addition, subtraction, multiplication,
division, remainder, and square root. The standard also
specifies rules for converting to and from
the
different floating-point
formats (e.g short/integer
/long to/from single/double/quad-precision), and
conversion between the different floating-point formats.
AX and BX are the significands and EAX, EBX and EX
are the exponents respectively. X is a digit that denotes
the outputs of different units. The symbol (N)Z T refers
to Tth bit of the Zth digit in a number N, where the least
significant bit and the least significant digit have index
0. For example, (A1)2

EOP = SA xor SB xor OP

(2)

As soon as possible the decoded significant become
available, the leading zero detection unit (LZD) takes
these results and computes the temporary exponents
(EA1, EB1) and the normalized coefficients (A1, B1).
The swapping unit swaps the operands (A1, B1) if EA1
< EB1 and Generates the BCD coefficients A2 (with
higher exponent,max(EA1, EB1)) and B2 (with lower
exponent, min(EA1,EB1)). In parallel with the above
mentioned, this unit generates an exponent difference
(Ed = |EA1 - EB1|), the exponent E2 = max(EA1, EB1),
the SWAP flag if a swapping process is carried out, and
the right shift amount (RSA) which indicates how many
digits B2 should be right shifted in order to guarantee
that both coefficients (A2, B2) have the same exponent.

II. DECIMAL FLOATING POINT IN IEEE 7542008:The primary difference between two formats,
besides the radix, is the normalization of the
significands (coefficient or mantissa). BFP significands
are normalized with the radix point to the right of the
most significant bit (MSB), while DFP mantissa are not
required to be normalized and are represented as
integers. The mantissa is encoded in densely packed
decimal,
The exponent must be in the range [emin, emax],
when biased by bias. Representations for infinity and
not-a number (NaN) are also provided.

The RSA is computed as follows:
if (Ed <= p_max)
RSA = Ed

Where s is the sign bit, C is the non-negative
integer Significand and q the exponent. The exponent q
is obtained as a function of biased non-negative integer
exponent E.

else RSA = p_max
The value p_max = 18 digits, RSA is limited to this
value since B2 contains 16 digits plus two digits which
will be processed to compute the guard and round digit.

The mantissa is encoded in densely packed decimal
[3], the exponent must be in the range [emin, emax],
when biased by bias. Representations for infinity and
not-a-number (NaN) are also provided. Representations
of floating-point numbers in the decimal interchange
formats are encoded in k bits in the following three

Next, the Shifting unit receives as inputs the RSA,
and the significand B2 generating a shifted B2 (B3) and
a 2-bit signal called predicted sticky-bit (PSB) that will
predict two initials sticky bits. PSB and B3 will be

International Conference on Electronics and Communication Engineering, ISBN : 978-93-81693-80-3, OOTY, 30th June, 2012

18

Design and Implementation of IEEE-754 Addition and Subtraction for Floating Point Arithmetic Logic Unit

To equalize the exponent the smaller number must be
increased until it equals to that of the larger number. Then
significant are added. Because of fixed size of mantissa
and exponent of the floating-point number cause many
problems to arise during addition and subtraction. The
second problem associated with overflow of mantissa. It
can be solved by using the rounding of the result. The
third problem is associated with overflow and underflow
of the exponent. The former occurs when mantissa
overflow and an adjustment in the exponent is
attempted the underflow can occur while normalizing a
small result. Unlike the case in the fixed-point addition,
an overflow in the mantissa is not disabling; simply
shifting the mantissa and increasing the exponent can
compensate for such an overflow. Another problem is
associated with normalization of addition and subtraction.
The sum or difference of two significant may be a
number, which is not in normalized form. So it should be
normalized before returning results

utilized as inputs in the decimal addition, control signals
generation and post-correction units, respectively.
The outputs above mentioned plus two signals,
significand A2 and EOP, are taken as inputs in the
control signals generation unit and generates the signals
necessary to perform an addition or subtraction
operation, these signals are described in the Sub-section
3.4 and are made up of a prior guard digit (RD2), the
final partial sum (S2) and the corrected exponent (E3).
digit (GD1), a prior round digit (RD1), an extra digit
(ED), a signal which verifies if A2 > B3(AGTB) and a
carry into (CIN).
The significant BCD (A2, B3) and the CIN are
inputs the decimal addition unit generating the partial
sum of magnitude |S1| = |A2 + (-1) EOP B3| and a carry
out (COUT), respectively.
At once, the 16-digit decimal addition unit takes the
A2, B3, EOP and CIN and computes S1 as follows:

V. ADDITION
ALGORITHM

S1 = A2 + B3 if EOP = 0, S1 = A2 + cmp9 (B3)

AND

SUBTRACRION

Let a1 and a2 be the two numbers to be added.
The notations ei and si are used for the exponent and
significant of the addends ai. This means that the
floating-point inputs have been unpacked and that si
has an explicit leading bit. To add a1 and a2, perform
these eight steps:

if EOP = 1 and A2 >= B3, and
S1 = cmp9 A2+cmp9(B3)) if EOP = 1 and A2 < B3.
The symbol cmp9 means the 9`s complement.
The post-correction unit uses as inputs the PSB, the
Exponent E2, GD1, RD1, ED, the partial sum S1 and
COUT to verify, correct and compute the inputs signals
if only the following two cases occur: 1) COUT=1 and
EOP=0 and 2) (S1)15=0 and (GD1 > 0) and (EOP=1).

1.

If e1 < e2, swap the operands. This ensures that the
difference of the exponents satisfies d = e1–e2 0.
Tentatively set the exponent of the result to e1.

2.

If the sign of a1 and a2 differ, replace s2 by its
two’s complement.

3.

Place s2 in a p-bit register and shift it d = e1-e2
places to the right (shifting in 1’s if the s2 was
complemented in previous step). From the bits
shifted out, set g to the most- significant bit, r to the
next most-significant bit, and set sticky bit s to the
OR of the rest.

4.

Compute a preliminary significant S = s1+s2 by
adding s1 to the p-bit register containing s2. If
the signs of a1

The analysis is explained in the Sub-section 3.5.
This unit generates the final sticky bit (FSB), the
corrected guard digit (GD2) and round
Next, the
Rounding unit takes the outputs of the prior unit and
rounds S2 to produce the result´s significand S3 and
adjusts the exponent E3 to calculate the final exponent
E4. Simultaneously the overflow, underflow and sign bit
signals
The final sign bit is computed as:
FS = (SA ^ ~EOP) V (EOP ^ (AGTB ۩ SA ۩ SWAP))

Abstract”, will require you to apply a style (in this
case, italic) in addition to the style provided by the drop
down menu to differentiate the head from the text.

IV. PROBLEMS
ASSOCIATED
WITH
FLOATING
POINT
ADDITION
&
SUBTRACTION
For the input the exponent of the number may be
dissimilar. And dissimilar exponent can’t be added
directly. So the first problem is equalizing the exponent.
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and a2 are different, the most-significant bit of S is 1,
and there was no carry out then S is negative. Replace S
with its two’s complement. This can only happen when
d = 0.

Fig. 2: implementation diagram are generated.

5.

Shift S as follows. If the signs of a1 and a2 are
same and there was a carry out in step 4, shift S
right by one, filling the high order position with one
(the carry out). Otherwise shift it left until it is
normalized. When left shifting, on the first shift fill
in the low order position with the g bit. After that,
shift in zeros. Adjust the exponent of the result
accordingly.

6.

Adjust r and s. If S was shifted right in step 5, set r:
= low order bit of S before shifting and s: = g or r
or s. If there was no shift, set r: = g, s: = r. If there
was a single left shift, don’t change r and s. If there
were two or more left shifts, set r: = 0, s: = 0. (In
the last case, two or more shifts can only happen
when a1 and a2 have opposite signs and the same
exponent, in which case the computation s1 + s2
in step 4 will be exact.)

7.

Round S using following rounding rules as in
Table ;

If a table entry is non empty, add 1 to the low order
bit of S. If rounding causes carry out, shift S right and
adjust the exponent. This is the significant of the result.
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8.

B. Unsigned Adder (for exponent addition)

Compute the sign of the result. If a1 and a2 have
the same sign, this is the sign of the result.If a1 and
a2 have different signs, then the sign of the result
depends on which of a1, a2 is negative, whether
there was a swap in the step 1 and whether S was
replaced by its two’s complement in step 4. As in
table below

This unsigned adder is responsible for adding the
exponent of the first input to the exponent of the
second input and subtracting the Bias (127) from the
addition result (i.e. A_exponent + B_exponent - Bias).
The result of this stage is called the intermediate
exponent. The add operation is done on 8 bits, and
there is no need for a quick result because most of the
calculation time is spent in the significand
multiplication process (multiplying 24 bits by 24 bits);
thus we need a moderate exponent adder and a fast
significand multiplier.
An 8-bit ripple carry adder is used to add the two
input exponents. As shown in Fig. 3 a ripple carry
adder is a chain of cascaded full adders and one half
adder; each full adder has three inputs (A, B, Ci) and
two outputs (S, Co). The carry out (Co) of each adder
is fed to the next full adder (i.e each carry bit
"ripples" to the next full adder).

VI. SPECIAL CONDITIONS
Some special conditions are checked before
processing. If any condition is met then we have no
need to calculate the result by normal procedure. Results
are directly calculated. So all the operations are
bypassed when any such condition is met.
1.

If a1 = 0 and a2 = 0 then result will be zero.

2.

If a1 = a2 and sign of a1
will be again zero.

3.

If a1 = 0 and a2

0 then result will be equal to a2.

4.

If a2 = 0 and a1

0 then result will be equal to a1.

5.

If d = |e1 – e2| > 24 then result will be equal to
larger of a1 and a2.

sign of a2 then result

Fig. 5 : Rripple carry adder

VII. HARDWARE APPROACH

The addition process produces an 8 bit sum (S7 to S0)
and a carry bit (Co,7). These bits are concatenated to
form a 9 bit addition result (S8 to S0) from which the
Bias is subtracted. The Bias is subtracted using an array
of ripple borrow subtractors.
A normal subtractor has three inputs (minuend(S),
subtrahend (T), Borrow out (Bo)).The subtractor logic
can be optimized if one of its inputs is a constant value
which is our case, where the Bias is constant (127|10 =
001111111|2).
S
0
1
0
1

The block diagrams of the architecture used for
combinational adder is shown above in Figure 4, step
by step from the lower abstract level to the higher
abstract level.

T
1
1
1
1

Bi
0
0
1
1

Difference(R)
1
0
0
1

Bo
1
0
1
1

The above table shows one bit subtractor
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Obtained Result =
01000001010010000111101011100010 (12.53 10)

VIII. SIMULATION RESULTS FLOATING
POINT ADDER
Input 1 = 01000000010001111010111000010100
(3.120 10)
Input 2 = 00111111100101100110011001100110
(1.175 10)
Required Result =
01000000100010010111000010100011
(4.295 10)
Obtained Result =
01000000100010010111000010100011 (4.295 10)

Input 1 = 01000001100101010110011001100110
(18.675 10)
Input 2 = 01000000100101010111000010100011
(4.670 10)
Required Result =
0100000101100000000101000111101 (14.005 10)
Obtained Result =
0100000101100000000101000111101 (14.005 10)

Input 1 = 01000000100010000000000000000000
(4.25 10)
Input 2 = 01000001010010000111101011100010
(12.53 10)
Required Result =
01000001100001100011110101110000 (16.78 10)
Obtained Result =
01000001100001100011110101110001 (16.78 10)

IX. IMPLEMENTATION AND TESTING
The whole adder (top unit) was tested against
the Xilinx floating point adder core generated by Xilinx
coregen. Xilinx core was customized to have two flags to
indicate overflow and underflow, and to have a
maximum latency of three cycles. Xilinx core
implements the “round to nearest” rounding mode.
A testbench is used to generate the stimulus and
applies it to the implemented floating point adder and to
the Xilinx core then compares the results. The floating
point multiplier code was
also checked
using
DesignChecker [7]. DesignChecker is a linting tool
which helps in filtering design issues
like
gated
clocks, unused/undriven logic, and
combinational
loops. The
design was synthesized using Precision
synthesis
tool
[8] targeting
Xilinx
Virtex-5
,5VFX200TFF1738 with a timing constraint of 300MHz.

FLOATING POINT SUBTRACTOR
Input 1 = 01000001100001100011110101110000
(16.78 10)
Input 2 = 01000000100010000000000000000000
(4.25 10)
Required Result =
01000001010010000111101011100010 (12.53 10)
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HW

SW

Post synthesis and place and route simulations were
made to ensure the design functionality after synthesis
and place and route. shows
the
resources
and
frequency of the implemented floating point multiplier
and Xilinx core
Clk Cycle Dela
Technology
1.4
219 156.4
Itanium2 [18]
3.0
133 44.3
Xeon5100 [19]
3.2
249 77.8
Xeon [18]
848 565.3
Pentium M [21] 1.5
5.0
17
3.4
Power6 [22]
4.4
12
2.7
Z10 [23]
1.3 3-13 10.0
BID 65nm [10]
BID Virtex 5 [9] 0.16 13-18 109.8
Proposed
0.2
8
40

Mop
6.4
22.6
12.9
1.8
294.1
366.7
100.0
9.1
200.0

The area of Xilinx core is less than the
implemented floating point
adder because the
latter
doesn t truncate/ round the 48 bits result
of the mantissa multiplier which is reflected in the
amount of function generators and registers used to
perform operations on the extra bits; also the speed of
Xilinx core is affected by the fact that it implements the
round to nearest rounding mode.
X. CONCLUSIONS AND FUTURE WORK
This paper deals with development of a Floating
Point adder and subtractor for ALU in VHDL and
verilog with the help of ModelSim and synthesized with
Xilinx tools. Simulation results of all the designed
programs have been carried out for various inputs with
the help of ModelSim tool. Both are available in single
cycle and pipeline architectures and fully synthesizable
with performance comparable to other available high
speed implementations. The design is described as
graphical schematics and VHDL code. This dual
representation is very valuable as allows for easy
navigation over all the components of the units, which
allows for a faster understanding
of
their
interrelationships and the different aspects of a
Floating Point operation.
REFERENCES
[1]

M. F. Cowlishaw,
Decimal floating-point:
algorism for
computers,
inProc.6th IEEE
Symp.
Computer
Arithmetic, 2003, pp.
104 111.

[2]

E. M. Schwarz, J. S. Kapernick, and M. F.
Cowlishaw, Decimal floating-point support on
the IBM System z10 processor,
2009,
iBM
Journal
of Research
and
Development.

[3]

IEEE Standard for Floating-Point Arithmetic,
pp. 1 58, 2008, iEEE Std 754-2008.

[4]

F. Y. Busaba, C. A. Krygowski, W. H. Li, E. M.
Schwarz, and S. R. Carlough, The IBM z900
decimal arithmetic unit,
in Proc. Conf
S i g n a l s , S ystems and Computers Record
of the Thirty-Fifth Asilomar Conf, vol. 2, 2001,
pp.1335 1339.

[5]

W. Haller,
K. Ulrich,
L. Thomas,
and
H. Wetter, Combined binary/decimal adder
unit,
in International Business Machines
Corporation (Armonk, NY), 1999.

[6]

G. Bohlender and T. Teufel,
BAP-SC: A
Decimal Floating-Point
Processors
for
Optimal Arithmetic,
in Computerarithmetic:
Scientific
Computation

[7]

J. Thompson, N. Karra, and M. J. Schulte,
A 64-bit decimal floating-point adder, in
Proc. IEEE Computer society Annual Symp.
VLSI, 2004, pp. 297 298.

[8]

M. S. Cohen, T. E. Hull, and V. C. Hamacher,
CADAC: A Controlled-Precision Decimal
Arithmetic Unit, no. 4, pp.370 377, 1983.

[9]

A. Farmahini-Farahani, C. Tsen, and K.
Compton, FPGA implementation of a 64-Bit
BID-based
decimal
floatingpoint
adder/subtractor,
in Proc. Int. Conf. F
ield- Programmable Technology FPT 2009,
2009, pp. 518 521.

[10]

C. Tsen, S. Gonzalez-Navarro, and M. Schulte,
Hardware design of a Binary Integer
Decimal-based
floating-pointadder,
pp.
288 295, 2007, computer Design, 2007.
ICCD2007.

[11]

C. Minchola and G. Sutter,
A FPGA
IEEE-754-2008 Decimal64 Floating-Point



International Conference on Electronics and Communication Engineering, ISBN : 978-93-81693-80-3, OOTY, 30th June, 2012

23

Intelligent Lighting By Fuzzy Logic Using PSS
(An innovative approach towards energy conservation)
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Abstract - This paper presents an insight into the energy conservation by the automation of electronic appliances using proximity
switch sensors (PSS). The proposed system conserves energy efficiently in the lighting of building which is scalable to computers,
TV, air-conditioners, fans etc. The lighting of the room depends not only on the exterior environment light but also on the presence
of human. The present system available can only dim the lighting of the room according to external lighting. The most advanced
system can just sense only whether there s a human in room.[1]But it is more possible to manage energy more efficiently by
providing the required lighting only to the place occupied and dimming all the other lights in addition to the existing system. This
differential lighting system is a new innovation. The proposed control system can dim or brighten the LED lights automatically not
alone according to the environmental light but also by the occupancy. This proposed system is realized using fuzzy logic providing a
clean, environment friendly day lighting system. It can be applied to many fields such as control of streetlights, control rooms etc.
Therefore a tremendous potential energy saving of well over to 80% was achieved in a residential or commercial building due to
automated control of fan, light and air conditioners.
Key words - pss, Fuzzy logic, potential savings.

I.

object is placed in the field, an electric current will be
induced in it. If that object is grounded, a portion of the
radiated field will be shunted to ground. In Shunt Mode,
the sensor is adjusted so that when there is no object in
the field, the signal strength arriving at the receive
electrode is just enough to cause a relay on the board to
close.

INTRODUCTION

In the current scenario, energy crisis is the burning
problem in all developing nations. A huge deal of
energy is wasted due to major electrical loadings like
machineries, lighting, air-conditioning etc. In our work
we have focused on optimizing power consumption by
detecting the parameters such as occupancy, light
intensity using an automated fuzzy control system.
Moreover it is a general fact that only a 30% of the
room is most often say 80% of the time is used but the
whole room is lighted to the required lux level resulting
in a huge deal of power going for nothing. Energy in
large magnitude can be saved if the illumination is given
where ever necessary, also maintaining a threshold
value in other areas. This is highly applicable in control
rooms in industries where a high degree of lux level is
maintained always. Hence a new fuzzy based lighting
system is introduced to optimize power consumption.

Fig. 1
When an object enters the field, the signal strength
is reduced, and the power to the relay is no longer
enough to hold it closed. It opens and will remain open
until the object exits the field. An important
consideration for the use of Shunt Mode is that the
object entering the field be grounded. If the object is
not grounded, it is unlikely that it will draw off enough
of the radiated signal to cause the relay to open.

II. PRINCIPLE OF PROXIMITY SENSOR:
The electric field is generated around and between two
electrodes. For the sensor to function, the body being
sensed must intersect the field generated between the
two electrodes. Electrodes are positioned such that
whatever it is you are trying to detect, will move into
that field. When a hand, body or any other conductive

III. GENERAL CONTROL STRUCTURE FOR
SYSTEMS:
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It must be
b possible forr the user to switch off or
bypass the prooposed system under some co
onditions or in
case of failurres. Hence forr all the propposed systems
below the following provisions (switch sw1
s
and sw2)
are made. (Fig
g-2)

Herre sw2 is used to bypass thee system and sw1
s
is
used to switch
s
on or sw
witch off the apppliance.
IV. LIG
GHT:
When the whole scenario
s
is set for superior eenergy
wn fact that thee lights is tunned to
utilizatioon, it is know
work baased on occupaancy and the exterior lightingg.. To
make it more
m
efficient the LED lightss are used insteead of
CFL or incandescent
i
liights.
Thee proposed algoorithm is: (Fig--3)

g. 2
Fig

.

Fig. 3
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Fig. 4
.

Rule Bloock
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This value is a change of existence of user in the
modeled area. It has two membership functions, on and
off. In The Figure shows the value of occupancy that is
set.

Each rule block confines all rules for the same
context. A context is defined by the same input and
output variables of the rules. The degree of support
(DoS) is used to weigh each rule according to its
importance. As example when the Intensity is “Poor”
and the Occupancy is “High” then the Light Intensity
will trigger the certain pulse so that the dimmer light
will be “Bright”.
•

If the occupancy is low, Intensity is high, Light
intensity and the duty cycle will be low

•

If the occupancy is zero, Intensity is high,
Light intensity and the duty cycle will be zero

•

If the occupancy is high, Intensity is low, Light
intensity and the duty cycle will be high

•

If the occupancy is high, Intensity is medium,
light intensity and the duty cycle will be
medium.

•

If the occupancy is high, Intensity is high,
Light intensity and the duty cycle will be
medium

Fig. 6

Likewise a rule list is obtained by fuzzification and
defuzzification. Fuzzification and defuzzification is
done using MATLAB.

VII. OUTPUT VARIABLE LIGHT INTENSITY:
It has five-membership function that is off, Dim,
Medium and Bright. The modeled area shows the output
of the light intensity. This output is controlled by
Centroid Defuzzification method.

V. INPUT VARIABLE INTENSITY:
This is an input variable due to the variation of
luminance (Lux) of the surrounding. The Figure shows a
value of intensity that is set t, that is 0, 110, 200, 350. It
has four-membership functions, which are off, dim,
medium, Bright. The figure below shows the value of
luminance that is set.

The Figure shows a value of duty cycle that is set in
this paper, that is 0, 30, 70, 100

Fig-7
From the defuzzification results, the hereby surface
graph is obtained as output:

Fig. 5
VI. INPUT VARIABLE OCCUPANCY:
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•

This powerfful CMOS FLASH-based
F
8-bit
microcontrolller comes with an 40pins

•

.The PIC16F887 featurees 256 bytees of
EEPROM datta memory, seelf programminng, an
ICD, 2 Com
mparators, 14 channels of 10-bit
(A/D))
Analog-to-Digital
converter,,
1
capture/comppare/PWM an
nd 1 Enhanced
capture/comppare/PWM funcctions.[2]

•

This makes it ideal for our application.
a

D
CIRC
CUIT:
TRIAC DRIVER
Oncce triggered, tthe device coontinues to coonduct
until thhe current thrrough it dropps below a ccertain
threshold
d value, the hoolding current, such as at thhe end
of a halff-cycle of alterrnating current (AC) mains power.
p
This makes the TRIAC
C a very conveenient switch foor AC
circuits, allowing the ccontrol of veryy large power flows
with miilli-ampere-scaale control cuurrents. In adddition,
applyingg a trigger pulsse at a controlllable point in aan AC
cycle alllows one to conntrol the percen
ntage of currennt that
flows th
hrough the TR
RIAC to the looad (phase conntrol).
Hence itt can be used to efficiently dim or brighteen the
lights.[courtesy:Wikipedia.com]

Fig
g. 8
VIII. IMPLEMENTATION
N:
The impleementation of the given by the following
block diagram
m

IX. COMPARISAN OF POWER
R CONSUMPT
TION
IN AND
A
CONTR
ROL ROOMS:
CONTROL ROOM:
It iss generally knoown fact, a lot of lux is foccussed
even wh
hen there is no man. To proceed further with the
effectiveeness of the prroposed system
m, a typical coontrol
room inn industry is studied
s
and caalculations are done
with the both existing and
a proposed system.
s

g. 9
Fig

Onlly 30% of thhe either partt of room is only
occupied
d most of the times in the typ
pical example ttaken.
Hence by evaluating itt,

LIGHT INTEN
NSITY AND PR
ROXIMITY SEN
NSOR:
Photo sen
nsors can be used
u
to detect the available
lighting in a closed
c
loop sysstem and the occupancy
o
can
be detected byy proximity sennsors as mentiooned.

p
system
m:Let
When cfl is used without the proposed
me that 7500 luumens is requirred
us assum

PULSE WIDTH
TH MODULATI
TION:

EXISTIN
NG SYSTEM:

A far supperior method of dimming LEDs
L
is to use
Pulse Width Modulation
M
(PW
WM). With PW
WM strings off
LED bulbs caan all be drivven with the recommended
r
forward currennt, with the diimming achievved by turning
the LEDs on and
a off at high frequency.

Five 160
00lumens bulbs are required.
=5*25w
w(each 25 w tubbe light gives 1600lumens)
1
=125w
a
as the room
It is operrated all over tthe day when assumed
is closedd.

PHASE DETE
ECTOR:
The functtion of Phase Detector
D
circuit is to convert
AC Voltage siine signal intoo square wave signal so that
the Pulse Width
W
Moduulation (PWM
M) can be
synchronized with the 8-biit (digital sign
nal) to trigger
light intensity by using Triacc Driver Circuiit

=24*1255*365(total pow
wer for a year))
=1095 kwh
k
Similarly
y when incanddescent bulb is used,
100w buulb gives 1600 lumens

PWM with a Microcontroller
M
r
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TOTAL POWER CONSUMED IN PERIOD OF 6
YEARS:

By similar calculations,
Total energy consumed for a year is=4380 kwh.

Specifications

PROPOSED SYTEM:
5*16w led bulbs are sufficient. Suppose the light
intensity outside is bright from 8 am – evening
4pm,light will glow dim. On an average of 25% power
consumed,
=16*0.25*8
=32Wh
Suppose the light intensity outside is medium from 6am
– 8am and evening 4pm-6pm ,light will glow medium
brightness. On an average of 50% power consumed,

LIGHT IN
EXISTING
SYS.

LIGHT IN
PROPOSED
SYS

Cost per unit inHTconnection(Rs)

8.5

8.5

Total energy consumed(Kwhr) in6 years

1095

174.73

Total cost(Rs)

9308

1485.2

Noof hours of operation needed for
lights(hours)

52560

52560

No. of replacement of lights needed

7

nil

Cost of replacement(Rs)

5250

nil

Grandtotal of running cost (Rs)

14558

1485

=16*0.5*4
=32Wh
Suppose the light intensity outside is dim or no light in
the remaining hours, light will glow bright. On an
average of 80% power consumed,
=16*0.8*12
=153.6Wh

Table 2

Total energy consumed in a day per led
light=153.6+32+32=217.6Wh. Only 30% of the room is
occupied for 80% of the time and remaining full load
hence,

X. CONCLUSION:
Energy is a global necessity and the world’s
burgeoning population has increased the demand for
energy to levels that we simply cannot continue meet. It
is, therefore, imperative that we implement more
effective conservation measures, as the supply of fossil
fuels is not infinite and its use is exceedingly harmful to
the environment. For the present generation and future
generations, we need to find ways to conserve energy.
Now from the above result, it is seen that by just
investing 16440 once we can save nearly 85% of the
electricity bill in lighting to operate more efficiently.
This is nearly 0.016% of the total profit from this
implementation. Moreover a great deal of energy is also
conserved meeting the energy demands. This system
when implemented in large scale promises to add more
carbon credits to the country enabling to grow more.
Hence let us progress towards greener efficient
environment.

=(0.3*217.6*5*0.8)+(0.2*217.6*5)
=261.12 + 217.6
=478.72Wh
When operated for 365 days,
=174.73 KWh
Hence the potential savings close to:
TYPE OF
LIGHTING

PROPOSED
SYSTEM WITH
LED LIGHTS

Potential Savings Potential Savings
When fluorescent
When
lights are
Incandescent
used(%)
lights are
used(%)
84.1

96.1
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Abstract - In High Power Pulsed Radar Transmitters the gridded TWT are used and consists of floating deck modulator unit which
houses the Grid and Filament power supplies. The Grid Control includes the Grid Positive & Grid Negative Power Supplies. The
Positive voltage is used to turn on the TWT & Negative voltage is used to operate the TWT in off state. The Filament power supply
heats the cathode to required temperature to emit electrons. The aim of the project is to design the Grid power supplies and Filament
Power supply based on the Fly back Converter topology which is operated at 100 KHz in DCM mode and CCM mode respectively.
The Pulse width modulation technique is used to maintain the voltage at desired value using an IC UC1526.The switching device is
protected against over currents by pulse to pulse current limiting using current transformer and current limit comparator of uc1526.
Keywords - RADAR, TWT, FLYBACK Converter, pulse width modulator, Grid filament, DCM (Discontinuous current
mode),CCM(Continuous current mode).

I.

radiated energy is intercepted by a reflecting object
usually called a target, located at a distance from the
Radar. The energy intercepted by the target is reradiated
in many directions. Some of the re-radiated which called
an echo is retuned and received by the Radar antenna.
Thus Radio waves were utilized to detect the presence
of a target and determine its distance or range. Other
roles include airborne early warning, target acquisition,
target tracking, target illumination, ground mapping,
collision avoidance, altimeter, weather warning.
Practical frequency range 100MHz-100GHz.
The
velocity of the electromagnetic waves radiated from the
Radar in free space is approximately 1000ft/µsec.
Therefore if the object is on nautical mile away (6080ft)
it will take slightly more than 12 µsec for the
transmitted energy to reach the target and return. The
radar transmitter subsystem uses a microwave tubes for
the purpose of amplifying the signal from few
milliWatts to several kilowatts. This amplification is
performed by the microwave tubes like Cross field
amplifier, Klystrons and TWT (Traveling Wave tube).

INTRODUCTION

Transmitter in radar applications, use microwave
tubes for the purpose of amplifying RF signals from few
milliwatts to several kilowatts. This amplification is
performed by the microwave tubes like Crossfield
amplifiers, Klystrons, TWT’s etc. All these microwave
tubes amplify the RF signal by proper interaction
between electron beam and RF field, in such a way that
electron beam energy is converted into RF field energy
to generate necessary electron beam energy high/low
voltage floating supplies are used. These supplies
include high frequency converter topologies to get
improved performance and to realize in compact size,
also these power supplies needed to be regulated
precisely to meet requirements of spectral purity.
Filament, grid bias for cut-off, grid pulse supply and
focus supply. It is essential to design these supplies
using high frequency converter topologies to get
improved performance and to realize in compact size,
also these power supplies needed to be regulated
precisely to meet requirements of spectral purity.

III. TRAVELING WAVE TUBE

II. RADAR

A traveling wave tube (TWT) which is shown in
Fig 1.1 is a device that is used to create high power
radio frequency (RF) signals. The injected RF signal
into a TWT travels along a helical transmission line
inside vacuum tube waveguide, which allows the

The term RADAR stands for RAdio Detecting And
Ranging. Radar is the primary sensor on nearly all
military aircraft. Radar radiates electromagnetic energy
from an antenna to propagate in space. Some of the
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signal’s electromagnetic fields to interact with an
electron beam that passes through the center of the coil.
This interaction amplifies the input signal. TWTs have
been designed to operate for frequencies as low as
500MHz and as high as 300 GHz. They are used
extensively in satellite communication and airborne
radar systems.

Fig. 1 : Structure of Traveling Wave Tube
IV. FLYBACK CONVETER
A flyback converter is a switching power supply
topology widely used in applications that require power
below IOOW.
A basic flyback converter, comprising of a power
MOSFET, diode, capacitor, and transformer, is shown in
Fig. 2. A gapped transformer provides electrical
isolation between input and output as well as store
energy (in the air-gap). When the MOSFET is turned on,
the primary current flows, while the diode is reverse
biased preventing a flow of secondary current. During
this MOSFET’s turn on period, energy is stored in the
transformer with a load current being supplied by the
output capacitor. When the MOSFET is tuned off, the
primary current ceases to conduct. The collapsing
magnetic field in the transformer causes a polarity of the
secondary voltage to reverse. The diode is now forward
biased enabling a flow of secondary current. During this
turn off period, energy stored in the transformer is
released to the output capacitor and load.

Fig. 3 : Block diagram of Grid & filament power
supplies
The Grid power supplies includes Positive Grid &
Negative Grid supplies which are used to control the
output of the TWT.The Positive Grid Supply is used to
switch on the TWT & Negative Grid supply is used to
switch of the TWT.In Fig.3. An input of 100V is fed to
Flyback Converter that uses the MOSFET switch,
operating at 100 KHz. The duty cycle of switch is varied
to obtain the required output voltage.The Fly back
converter is operated in DCM mode.The fly back
transformer provides the adjustment output voltage as
required by the TWT .
The filament power supply is realized using a
flyback converter topology which operates in CCM
Mode . The continuous power supply is maintained at
filament which heats the cathode to required
temperature to emit electrons.

Various aspects of the flyback converter and design
are mentioned in [1]. A flyback converter can be
designed to operate in CCM or DCM.

V. POWER SUPPLY DESIGN
A. Transformer Design
Positive Grid supply design :
Output voltage - Vo = 400V-700V (adjustable)
Switching freq, f = 100 kHz
Supply voltage – Vin = 100 ± 5%
Fig. 2 : Flyback Converter

Power rating = 14 W

GRID & FILAMENT POWER SUPPLIES

Core used – Pot core.
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Negative Grid supply design :

K K1
K_Linear
COUPLING = 1

Output voltage - Vo = 450V-550V (adjustable)

D1
Dbreak

Switching freq, f = 100 kHz

L1
R2
10k

Supply voltage – Vin = 100 ± 5%

L2
14mH

C1
10u

R1
35k

115u

0

Power rating = 5.5 W

V1
100Vdc

Core used – Pot core
Filament supply design :

R3

Output voltage - Vo = 8V-10V (adjustable)

22
V1 = 0
V2 = 15
TD = 0
TR = 100n
PW = 1.74u
PER = 10u
TF = 100n

Switching freq, f = 100 kHz

V2

M1
MbreakN
D2
Dbreak

Supply voltage – Vin = 100 ± 5%
Power rating = 90 W

0

Core used – Pot core

Fig. 5: Circuit diagram for Positive Grid supply

B. PWM Controllers
The selection of PWM controller IC is based on
outputs required and the maximum duty cycle operation,
switching frequency ,the peak current of the output
based on this the UC1526 is selected.The UC1526 is a
high performance pulse width modulator integrated
circuit intended for fixed frequency switching regulators
and other power control applications.
C. Features of UC1526
•

To 35V Operation

•

V Reference Trimmed To

•

1Hz To 400kHz Oscillator Range

•

Dual 100mA Source/Sink Outputs

•

Digital Current Limiting

•

Double Pulse Suppression

•

Programmable Deadtime

•

Under-Voltage Lockout

•

Programmable Soft-Start

•

Wide Current Limit Common Mode Range

1%
Fig. 5.a. Output voltage Vo=700V

VI. SIMULATIONS AND RESULTS
SPICE is a general purpose circuit program that
simulates electronic circuits.In this project, OrCAD
PSpice 9 and 16.3 versions are used and Matlab
software is used to design compensation circuit.

Fig. 5.b : Output voltage Vo=400V
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K K1
K_Linear
COUPLING = 1

0

D1

V1

L1

95Vdc
150u

L2
5mH

Dbreak

TX1
C
5u

R6

R1

C5

1k

0.1u

55k

C3

0

R3
10k

D6

V1

D8
Dbreak

105

R2

2500u

R2
1.22

Dbreak

M1

M1
22
V1 = 0
V2 = 15
TD = 0
TR = 100n
PW = 1.27u
PER = 10u
TF = 100n

V2

MbreakN
D2
Dbreak

MbreakN
V2

Fig. 6 : Circuit diagram for Negative Grid supply
Fig. 7 : Circuit diagram for filament supply

Fig. 6.a : Output voltage Vo=550V
Fig. 7.a. output voltage Vo=10V

Fig. 6.b. Output voltage Vo=450V

Fig. 7.b : Output voltage Vo=8 V
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A. FEEDBACK LOOP COMPENSATION

Bode plot for filament Power supply
The T.F of Flyback Converter [2] in CCM

Bode plot for Positive Grid system
The T.F of Flyback Converter [2] in DCM

Fig.10 : Bode plot for filament Power supply
Results:
GM=2.7993 PM =52.4276 BW = 21Khz
VII. CONCLUSION
The fly back converter topology is best suited for
application less than 100W. The TWT requirements are
meet with the selected topology. The increase in
switching frequency and use of pot core has resulted in
the reduction in size and weight of SMPS.

Fig. 8 : Bode plot for Positive Grid system
Results:
PM=INF , BW=15Khz,GM=90
Bode plot for Negative Grid system
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